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ABSTRACT 
This report  descr ibes  progress  and plans in the a r e a  of On-Line 
Computer-Aided Circuit  and System Design. 
tinuing research  include: tear ing of networks into subnetworks for 
imp roving computational efficiency; 
networks; progress  in  the CIRCAL-I1 on-line circuit-design program, 
and progress  in LOTUS, an on-line program for block-diagram 
system synthesis.  
Specific topics of con- 
recurs  ive analys is. of nonlinear 
New topics include: implicit computation - -  a new computing approach 
for solving nonlinear network simulation problems - -  and theoretical 
work in  the analysis and synthesis of continuous sys tems.  
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V 
A. INTRODUCTION AND SUMMARY 
Progres s  in On-Line Computer-Aided Circuit  and System Design 
proceeded along severa l  directions: In the area of network tearing, a 
simple algorithm has been developed which tears a network into two 
subnetworks, and guarantees, on the average, a specified saving in the 
computational effort needed to analyze that network. In the recursive 
analysis of networks work centered on the determination of network- 
order  - -  a prerequisite to computer analysis by recursive techniques. 
Work on CIRCAL-I1 continued with the development and test of (1) a 
"pseudo-user", i .  e .  , a program that replaces Man for the automatic 
optimization of networks and (2)  a method for dynamically loading and 
unloading program sections in order  to maximize the storage avail- 
able for analysis.  
nonlinear -transient, symbolic -frequency, l inear -time and recursive - 
analysis techniques, development of a new function-definition ability, 
and documentation of the CIRCAL-I1 system. 
System Design, the initial vers ion of LOTUS was completed, and new 
work was initiated in the a reas  of Implicit Computation and Continuous- 
System Theory; 
computational capabilities of continuous systems and to develop ef- 
fective continuous /dis Crete computing techniques for  the solution of 
l inear and nonlinear systems of equations. 
New work in this a r ea  includes implementation of 
In Computer-Aided 
the objective of this work is to better understand the 
B. TEARING OF NETWORKS 
Professor  M.  L. Dertouzos 
M r .  C.  W .  Therr ien,  
Research Assistant 
Work has continued on the use of tearing for reducing computation 
and expediting the computer solution of e lectr ical  networks. 
theorems have been proven. These theorems and their  associated r e -  
sults relate network s t ructure  to feasibility of tear ing and reduction of 
computation. In particular,  they indicate when it is unprofitable t o  
tear  a network, and they establish bounds on the connectedness o r  
I&sity" of the network graph for profitable tearing. 
Several  
- 1 -  
-2 - 
A simple tearing algorithm has been thoroughly investigated for 
graphs belonging to  a certain equivalence class .  
all graphs whose highest-degree vertex has degree X (an integer 
greater  than2) .  
and labels i t  "0". Thereafter,  all ver t ices  previously unlabeled and 
adjacent t o  vertices labeled "d" a r e  labeled "dtl"; 
"d" is adjacent to no unlabeled vertex,it is marked  with a ( 4 ) . 
graph thus 1a.beled is  shown in Fig. 1. 
This c lass  contains 
The algorithm s t a r t s  a t  any vertex of a given graph 
if a vertex labeled 
A 
Observe on this figure that any 
I 2 3J  I 2 34 
I 2 3': 4 I 2 3  4 s  
\ 
\ 
(a) labeled graph (b) Tear at level 3 
Fig. 1 Illustration of Tearing Algorithm 
set  of unchecked vertices with the same label, for  example 3 ,  produces 
a t ea r  of the graph. F o r  a graph having N total vertices and highest- 
degree vertex of degree 1, i t  has been shown that the tearing param-  
e t e r s  k (number of vertices at the tearing point) and m (number of 
ver t ices  in one of the torn sections),  when the graph is  torn at vertices. 
labeled d,  must  lie in a res t r ic ted region R of the k -m space. 
F o r  N=36,  X=3 ,  and d=3 this region is  the shaded a r e a  of Fig.  2 .  Re- 
call (from Status Report ESL-SR-337) that the triangle bounds the 
region of all t ea r s  for N-vertex graphs, and the curved lines of Fig.  2 
represent  points of equal relative computation. 
d 
Additional resul ts  in this a r e a  have established the probability 
of a graph being torn at a given point within region Rd, and the 
statist ical  properties of the relative computation a t  such a point. 
heavy center curve of Fig.  2 represents an average value of the compu- 
tation function which over the shaded region is about 60 percent. 
standard deviation of * l o  percent is indicated by the dotted l ines ,  
The 
A 
Using these resul ts ,  a table has been constructed that l is ts  the 
optimal value of d resulting in the smallest  value for the expected 
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relative computation of a given graph. 
conjunction with this ta.ble to  obtain relative savings in computation of 
30 to  60 percent for a variety of networks. 
The algorithm has been used in 
C .  A RECURSIVE APPROACH TO NETWORK ANALYSIS 
Professor  M. L. Dertouzos 
Mr .  H. L. Graham, 
Res e a r  ch As s is  tant 
Recent work in this a r e a  has centered on the development of 
methods fo r  determination of network order .*  This work has taken two 
directions;  bounds have been formulated on the order  of a network 
f rom properties of the network-order relation, and several  methods 
have been explored fo r  obtaining the exact order  of a network by search 
techniques. 
A greatest  lower bound on the order  of a network has been ob- 
tained which is dependent on the position of the network in the I -  
n plane (I = number of adjacent node pa i rs ,  
has been shown that if a network has order  q then: 
n = number of nodes).  It 
whe re : 
in which: 
and : 
- 5q t 2 t o d d ( d  
4 
- 
1 for q odd 
0 for  q even 
odd (9) = 
These greatest  lower bounds a r e  i l lustrated for several  values of q 
by the dotted lines of Fig.  3 .  
A previously developed* upper bound on the order  of a network 
states that the order  of a full graph on n nodes is the integer q such 
that 2/3(n-1) c q  < 2/3 n;  therefore,  this number bounds the order  
-- I - * 
F o r  definition of order  see "Computer -Aided Electronic Circuit 
Design", Electronic Systems Laboratory Status Report ESL-SR-363, 
May31 ,  196%. 
-5 -  
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of any n-node network by 2 / 3  n.  A tighter upper bound i s  possible for 
some networks. In particular,  it  has been shown that the graph of an 
order- two network must contain the full graph on four nodes, and the 
graph of an  order- three network must  contain the full graph on five 
nodes. 
I > n t2 ,  and (2) for an  order - three  network I - > nt5.  
l ines of F ig .  3 i l lustrate how these two conditions provide least  upper 
bounds on the order  of all the networks lying bzlow these l ines.  
These properties imply that (1)' f o r  an order-two network 
The dashed 
Finally, observe that an exhaustive search  over all possible net- 
work construction sequences will determine, exactly the order  of a 
given network. 
exhaustive search  algorithms for the determination of network order .  
Two such algorithms were developed that yield "good" network con- 
structions;  
network construction, hence the order  of the network. 
Some work was conducted in the exploration of non- 
neither one, however, will guarantee finding the minimal 
D. CIRCAL-11; SYSTEM DEVELOPMENTS 
Professor  M.  L .  Dertouzos 
M r .  G. P. Jesse l ,  
M r .  D. Isaman, 
M r .  J. R. Stinger, 
Re search Assistant 
Fellowship Student 
Res e a r  ch As s is tant 
Four  developments have taken place in the main sys tem of 
CIRCAL-11. They a re :  (1) a preliminary investigation and implemen- 
tation of the "pseudo-user" o r  Defined-Command feature (DEFCOM) ; 
(2) a method for controlling the dynamic loading and unloading of pro- 
g ram sections in order  to  maximize available storage; 
of the defitional capabilities of CIRCAL-11, including the resul ts  of 
(1), above; and (4) documentation. 
(3) extension 
1.  The Pseudo-User 
--1_1- 
A preliminary version of DEFCOM is  now available on CIRCAL-11. 
This feature, which allows a use r  to  define a new command, operates 
interpretatively, performing automatic optimization of a network by 
varying the network parameters  until some use r  -specified relation on 
the computed variables is  satisfied. On the basis of these resu l t s ,  
- 7 -  
current  work is oriented toward development of a higher-level DEFCOM 
which will include as  standard a se t  of "engineering oriented" commands, 
in addition to a more  primitive s e t  of statements for the use r  who has 
more  programming experience 
DEFCOM with the other definitional abilities of CIRCAL-11, as discussed 
below. 
In addition, the new version integrates 
2 .  Loader/Unloader 
The dynamic loader/unloader package of AED has been incorpo- 
Acting in conjunction with the AED Free-Storage rated in CIRCAL-11. 
Package, it provides a method for obtaining additional space for neces- 
s a r y  computations by unloading unneeded programs whenever, during 
execution, f ree  storage becomes available, This,  in general, occurs 
in analysis during the formulation of the network .matrices. 
provides for the automatic loading of previously unloa.ded programs a s  
they a r e  needed. 
alysis of 60-node circuits by CIRCAL-11. 
The loader 
Use of this feature has resulted in sat isfactory an- 
3 .  Definitional Capabilities --_-- 
Work has been initiated in the final development of that section 
of CIRCAL-I1 which integrates all necessary  definitional requirements.  
These a r e :  
of the above resul ts  s o  that experienced a s  well as  inexperienced engi- 
neers  m a y  introduce within CIRCAL-I1 automatic optimization pro- 
cedures ,  o r  "pseudo-users". Here,  specific tasks  involve investi- 
gation of alternative t ranslator  implementations (compiler vs . inter - 
pre te r )  and the judicious selection of DEFCOM primitives which a r e  
general enough to  t rea t  a multitude of cases ,  yet closely related to the 
optimization needs of network design. 
function- and functional-defining capabilities of CIRCAL-11. Functions 
s o  defined will be used within the system for such tasks  as : (i) identi- 
fication of a voltage-current character is t ic  fo r  a new element: 
nition of a voltage -ve rsus  -time waveform of a source,  and (iii) post - 
processing operations, e e g. , the evaluation and display by the program 
of functions of the computed variables for monitoring of the results by 
the use r  o r  the pseudo-user (DEFCOM). Functionals will be normally 
used for  the specification of hysteresis and for the simulation of heat effects 
(1) Implementation of a DEFCOM capability on the basis 
(2)  Jrnplementation of the 
(ii) defi- 
-8 -  
4. Documentation ---_-- 
The following documentation of CIRCAL-I1 is now in preparation: 
(1) a u se r ' s  manual,  (2) a programmer ' s  manual for the wr i te rs  of new 
analysis routines and (3)  a paper for the IEEE Proceedings describing 
the overall objectives and s t ructure  of CIRCAL-11. 
E .  CIRCAL-11; NEW ANALYSIS TECHNIQUES 
Professor  hl. L .  Dertouzos 
Mr .  K. Hatch, 
M r .  M. Lum, 
M r .  C.  Lynn, 
M r .  K.  VanBree, 
Fellowship Student 
Fellows hip Student 
Fellowship Student 
Fellowship Student 
One of the main attributes of CLRCAL-I1 is that it i s  a general- 
purpose computer-aided circuit-design program which accepts in a 
modular way a variety of analysis techniques. Since the main program 
became operational during the las t  reporting period, work was recently 
initiated on the development of several  new analysis techniques. 
corresponding tasks involve implementation of (1) the recursive an- 
alysis technique, the theory of which has been largely developed, as 
discussed in Section C,  above; (2) a symbolic frequency-analysis 
technique for very large,  l inear ,  spa r se  networks; ( 3 )  l inear- t ime and 
(4) nonlinear transient analysis techniques. 
cuss briefly the f i r s t  two of these techniques. 
The 
In the following, we dis - 
1. Recursive Analysis 
It has been proposed (see  Section C, above) that analysis of non- 
l inear e lectr ical  networks by recur  s ive cornposition/decampos ition of 
their  graphs, should be faster  than iteration for a la rge  c lass  of such 
networks. 
for constructing the network f rom smal le r  subnetworks, according to  a 
set  of construction rules;  
se t  of algebraic manipulations on the nonlinear functions characterizing 
each subnetwork. After the complete sequence of construction steps 
has been established, and the corresponding algebraic manipulations 
made, a nonlinear function describing the driving-point character is  tics of 
According to this method, a se r i e s  of steps i s  first found 
each construction s tep corresponds to a 
- 9 -  
the network can be formed. 
be evaluated by following the construction sequence "backwards". 
Any desired internal variable can then 
The implementation and testing of these ideas requires the de- 
velopment of algorithms to add, combine, compose, and invert the 
nonlinear functions involved, and a data s t ruc ture  which i s  suitable for 
these operations. Initially, the functions will be represented by tables 
of breakpoints; current  work involves the study of approximation 
techniques, which t r y  to keep the number of breakpoints limited as the 
complexity of the functions increases  through execution of the foregoing 
construction s teps .  
2 .  M b o l i c  ---- Frequency -- --- Analysis -
This approach incorporates some of the recently developed 
techniques for the analysis of sparse  networks. 
development of a compiler -type approach which retains the complex 
frequency, s ,  in symbolic o r  quasi-symbolic form.  
system 
Of interest  here i s  the 
That is ,  given the 
(A  - SI) x = y 
where A i s  an m X  n network matr ix ,  
s is the complex frequency, 
I i s  the identity matr ix ,  
x the response vector,and, 
y the excitation vector ; 
it  is desired to find x, given y ,  for  severa l  (about one hundred) values 
of s .  ( A  - SI) i s  constant, then i t  is possible to develop, 
through established techniques , a sequence of machine -code instructions 
which, given a value for  y ,  will successively t r ans fo rm that value into 
a value for x .  The approach normally used does not establish o r  
s tore  the inverse matr ix  and it s tores  only the nonzero t e r m s  of the 
( A  - SI) matr ix .  
i t  i s  necessary  to compute the matr ix  A - SI and then to develop the 
compiled code, for each value of s .  
wasteful since i t  does not exploit the fact that the location of the non- 
ze ro  t e r m s  of A - SI is independent of the value of s .  Our objective 
i s  to establish in one pass the compiled code, and then supply s and 
y as values to be processed by that code. 
If the mat r ix  
In the most  straightforward extension of this approach, 
We feel that such an approach i s  
Ea r ly  results indicate 
-10- 
severa l  alternatives for accomplishing this goal, and cur ren t  work r e  - 
volves on a comparative evaluation of the computational needs and 
mer i t s  of these alternatives.  
F. COMPUTER-AIDED SYSTEM DESIGN 
Professor  M.  L. Dertouzos 
M r .  M. E. Kaliski, 
Fellowship Student 
M r .  J .  R. Stinger, 
Re search  Assistant 
During the reporting period, work was condL,ted in three main 
a reas :  (1) continuation of the development of LOTUS, a program for the 
on-line simulation of block-diagram systems;  ( 2 )  synthesis of con- 
tinuous systems,and ( 3 )  implicit computation. These a reas  a r e  further 
discussed in the following: 
1. LOTUS --- 
Research in LOTUS was  completed in late August, 1968. An 
initial version of LOTUS was completed in January, 1968 and was de- 
scribed in a corresponding mas te r ' s  thesis .  Since that t ime,  some 
work has been devoted to improving and expanding the LOTUS program. 
Results of this work have culminated in two papers:  (1) a summary  of 
recommendations and modifications concerning LOTUS, which has 
suggested several  new thesis topics, and (2)  a paper entitled "On-Line 
Simulation of Block-Diagram Systems, ' I  which will appear shortly in 
the IEEE Transactions on Computers. 
l 
2 .  *thesis of Continuous Systems 
This work, which was initiated in July, 1968, has  as its main 
purpose the computer synthesis of generally nonlinear continuous dy- 
namic systems in state-model form, f rom a given description of the 
desired input-output task.  
used for  the synthesis of sequential circuits (sc 's)  , and in the possi- 
bility of imbedding progressively more refined discrete  sys tems,  such 
Our motivation he re  l ies  in the approaches 
Kaliski, M. E .  and K. P. Polzen, I'LOTUS: On-Line Simulation of 
Block-Diagram Systems , ' I  S .M. Thesis ,  MIT, Electronic Systems 
Laboratory,  Department of Electrical Engineering, January, 1968. 
-11- 
a s  these s c ' s ,  within a given continuous system. 
lems  in this a r e a  a r e  as follows: 
Some specific prob- 
1.  
2 .  
3 .  
4. 
Identification, i f  this is possible, of a language 
similar to  that of regular expressions for 
characterization of the input-output tasks per -  
formed by continuous dynamic systems 
Generation of the state-transition function from 
the input-output description 
Identificztion of the dimensionality of the task,  
e .  g . ,  how many integrators a r e  required to 
accomplish the task 
Identification of the mechanics for synthesis of 
the system, once the foregoing have been e s -  
tablished. 
To realize this general goal, two separate directions of attack 
have been initially taken, One direction is  to analyze various con- 
tinuous dynamic-system machine forms in order  to establish their  
capabilities. F o r  example, continuous analogues of "Turing Machines" 
have beer, postulated and their  logic capabilities will be studied, 
other direction is to develop, for various continuous systems,  dis-  
crete computational models which simulate them. 
The 
The notion of a system computable by a Turing; Machine has been 
developed, and it i s  believed that many of the common engineering sys-  
tems fall into this c lass .  The notion of a system encodins _- has been de- 
fined in a fashion analogous to the canonical indexing of sets  in r e -  
cursion theory. 
very natural way, to the system itself .  
tration on suitable encodings of continuous dynamic systems.  
some of these encodings , computational realizations will be studied. 
In particular,  for a subclass of the systems that can be encoded into 
the rea l  numbers,  it is conjectured that a synthesis in the form of a 
function block with an  integrator feedback loop can.be made. 
Such an encoding is  shown to be isomorphic, in a 
This approach allows concen- 
F o r  
3 .  Implicit Computation 
This work was initiated during the la t ter  par t  of the period covered 
by this report .  
a r e  (i) computationally effective, -i.  e . ,  whose resulting accuracy may 
be improved through progressively more work, as in digital sys tems,  
Its main purpose is to establish hybrid s t ructures  which 
-12-  
and (ii) fast, as a r e  s t r ic t ly  analog sys tems.  
identification of problems besides the known case of sys tems of equa- 
t ions,  that  can benefit f rom this approach. 
tation" re fers  in  general  to  the "computation" performed by any im- 
plicit system (e. g. , any continuous sys tem with feedback), and, in 
particular,  t o  the computation performed by a computer designed to 
operate in  a manner similar t o  an  implicit system. 
A related task  is the 
The t e r m  "implicit compu- 
Several  s t ruc tures  have been proposed and investigated. These 
s t ruc tures ,  which are similar to so-called "hybrid Computers", have 
both a digital and an  analog par t .  
computer in two respects:  
par t ;  and (ii) the digital pa r t  operates asynchronously. The digital 
par t  of such an implicit computer is se t  up f rom basic  digital building 
blocks (e .  g. , a digital summer )  to check the given equations. 
ample,  i f  it is desired to  find a vector &, s o  that fk) = 0,  the digital 
par t  may compute a norm of _f&) to  establish how close 
solution. 
analog par t  of the implicit computer. 
between the analog par t  and the digital par t  of the computer (using 
analog - t o -di git a1 and di gital -to -analog conve r te r s whe re  ne c es  s ar  y) 
the analog par t  cor rec ts  the operation of the digital par t .  
t em approaches a solution, the analog par t  is caused to look at pro- 
gressively finer differences of the digital par t ,  until a satisfactory 
accuracy has been achieved. 
They differ,  however, f rom a hybrid 
(i) the analog par t  controls the digital 
Fo r  ex-  
is to the 
The correct ive difference equations a r e  simulated by the 
By making suitable connections 
As the sys -  
Present-day computers operate in  a predominately sequential 
fashion, performing an operation only af ter  the conclusion of the p re -  
vious operation. Thus, the computation is ordered almost entirely in 
t ime. 
problems, e .  g., the simulation of a one-dimensional explicit system, 
but not for o thers ,  such as the simulation of an electr ical  network with 
nonlinear elements where the characterizing equations a r e  in  implicit 
form.  An implicit approach, on the other hand, is better suited for 
the la t te r  type of problem, since it does perform computations in 
space as well as t ime,  having been se t  up in a configuration appropri-  
ate to  the problem which is being solved. Systems,  such a s  a compli- 
cated network of pipes carrying a fluid, where the "computation" of 
This type of operation i s  well suited for solving a large class  of 
-13- 
how much fluid flows at  what ra te  in each pipe is distributed in space 
as well as t ime,  operate on the basis of (1) p r e s s u r e s  which build up 
and quickly distribute throughout the sys tem when the input o r  any of 
the sys tem variables change value, and (2)  relaxation o r  flow of the 
sys tem variables to  reduce these p re s su res ,  This flow is such that 
each par t  of the sys tem reacts  only to  the pressures  exerted directly 
on it, without regard to other remote par t s  of the sys tem.  
In the above implicit computer, the analog part  generates the 
llpressuresll which a r e  distributed to the digital blocks. 
then operates only on the basis  of the p re s su res  that it "sees" revising 
i ts  "flow" by changing the digital values of the corresponding variables.  
Present  research  in implicit computation is concentrated in 
Each block 
three a reas  : machine configuration, accuracy of computation, and 
simulation of l inear  systems.  There a r e  many possible configurations 
for the implicit computer, most of them concerned with the method of 
combining the analog and digital par t s .  
(1) an entirely separate analog par t ,  except for a few connections to 
the digital par t ;  and (2) a duplicate approach where each digital block 
contains an  analog par t ,  connected to it and t o  the analog parts of the 
digital blocks. 
configurations a r e  being investigated. 
Two major  configurations a r e :  
The advantages and disadvantages of these and other 
The accuracy of the implicit computer is being studied in t e r m s  
of how accurate the analog par t  must  be to guarantee a certain ac-  
curacy in the digital par t .  In particular,  the possibility of having the 
sys tem go through several  cycles of pressure  and flow, per  solution 
point, with par t  of the solution being generated during each cycle i s  
unde r inve s t i gat ion. 
To narrow the c lass  of problems, we have concentrated on the 
useful case of l inear-system simulation by the implicit computer. 
i s  expected that such a configuration will be naturally extendable to  the 
simulation of nonlinear systems,  through use of the inverse -Jacobian 
matrix for the necessary  correct ions,  
It 
-14- 
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